

One day workshop on  
**Xilinx Simulink based  
FPGA Programming**

23<sup>rd</sup> February 2013

To,

Department of Electronics / Electronics and  
Telecommunication Engineering,  
Sardar Patel Institute of Technology,  
Munshi Nagar, Andheri (W),  
Mumbai 400 058  
Phone: 26707440/26708520 Ext. 380

From,

---

---

---

---

---

---

**Coordinators:**

1. Prof. D. S. Sawant  
Dept. of Electronics and Telecom. Engg.,  
Mobile: 9769446447  
Email: dattatray\_sawant@spit.ac.in
2. Prof. A. D. Mane  
Dept. of Electronics and Telecom. Engg.,  
Mobile: 8976004448  
Email: anand\_mane@rediffmail.com
3. Prof. P. V. Kasambe  
Dept. of Electronics Engg.,  
Mobile: 9867776871  
Email: p\_vasantrao@rediffmail.com
4. Prof. G. T. Haldankar  
Dept. of Electronics Engg.,  
Mobile: 9821347829  
Email: gthaldankar@yahoo.com

**For Registrations Contact:**

1. Mr. Nimish Agashiwala  
Mobile: 9619803399
2. Mr. Rohan Daftary  
Mobile: 9920163211
3. Mr. Jayesh Bali  
Mobile: 9867429218
4. Mr. Ronak Choksy  
Mobile: 9833399534
5. Mr. Nisarg Vinod  
Mobile: 9768457195

Bus from Andheri (W): 249/250/254/257/259

Bharatiya Vidya Bhavan's



**Sardar Patel Institute of Technology**

**PRESENTS**

One day workshop  
on

**Xilinx Simulink based  
FPGA Programming**

23<sup>rd</sup> February 2013

Organized by

**Department of Electronics, Electronics and  
Telecommunication Engineering,  
Sardar Patel Institute of Technology,  
Munshi Nagar, Andheri (W),  
Mumbai 400 058**

Tel: 91-22-2670 8520, 26707440, 2628 7250  
Extn.380 Fax No.: 91-22-26701422

**www.spit.ac.in**

### About us

In 1957, the Bharatiya Vidya Bhavan conceived the idea of establishing an engineering college in Mumbai. It was on the 19<sup>th</sup> August 1962 that there was a huge gathering at the Bhavan's Campus in Andheri to inaugurate Sardar Patel College of Engineering (SPCE). In 1995 Self Financed Engineering Course were added to it and it functioned as SPCE (Unaided-wing) conducting Electronics Engineering, Computer Engineering and Information Technology courses and Masters course in Electronics since 2005 till 2008. These courses have earned a great reputation in the field of engineering education, as well as industry. Bharatiya Vidya Bhavan's Sardar Patel College of Engineering, Unaided Wing from year 2005-2006 was established in its new building under the name and style of Bharatiya Vidya Bhavan's Sardar Patel Institute of Technology and is affiliated to Mumbai University. Subsequently Electronics and Telecommunication course was started at graduate and post graduate level in the years 2006 and 2010 respectively.

### About the Workshop

Since their invention by Xilinx in 1984, FPGAs have gone from being simple glue logic chips to actually replacing custom application-specific integrated circuits (ASICs) and processors for signal processing and control applications. The only deterrent which prevents many in exploring the FPGA way is the steep learning curve associated with HDLs. Xilinx Simulink toolkit targets to remove this by providing a set of libraries which can be easily used for majority of FPGA applications. Hence getting acquainted with the Xilinx tool chain is the way to go for any student or faculty looking to explore the world of FPGA based system development.

Vice Principal  
Dr. Y. S. Rao

Principal  
Dr. Prachi Gharpure

### Resource Persons:

1. Dr. Y. S. Rao
2. Prof.K.T.Talele
3. Mr. Bhavin Kamdar

### Course Content & Schedule:

- 10:00 – 10:30: Introduction to FPGAs  
10:30 – 11:00: Basics of Xilinx FPGAs and their architecture  
11:00 – 12:00: Overview of Matlab Simulink  
12:00 – 13:00: Simulink Xilinx blockset  
14:00 – 17:00: Developing a sample DSP system and practice session

**Venue:** CCN Lab, 503, 5<sup>th</sup> Floor, S.P.I.T.

### Course Fees:

Students: ₹ 1000 /-  
Participants from Academic Institutes: ₹ 2000/-  
Participants from Industry: ₹ 4000 /-

### Registration:

Cheque or DD drawn in the name of "S.P.I.T.-F.E.T.S." payable at Mumbai should reach on or before 22<sup>nd</sup> February 2013 along with application form.

# One day workshop on Xilinx Simulink based FPGA programming

23<sup>rd</sup> February 2013

**Name:** \_\_\_\_\_

**Designation:** \_\_\_\_\_

**Qualification:** \_\_\_\_\_

**Experience:** \_\_\_\_\_

**Institution:** \_\_\_\_\_

**Address:** \_\_\_\_\_

**Email:** \_\_\_\_\_

**Tel:** (O) \_\_\_\_\_ (Ext.) \_\_\_\_\_

(M) \_\_\_\_\_ (R) \_\_\_\_\_

**Payment by Cash / Cheque / DD:**

**Chq. /DD No:** \_\_\_\_\_ **Dated:** \_\_\_\_\_

**Bank:** \_\_\_\_\_

**Amount ₹:** \_\_\_\_\_

Signature of the participant